

## ENCQOR 5G Academic Technology Development Program Challenge Statement

# Title: FPGA based Virtual Fabric for Distributed FOG/Edge Computing

<b>Challenge Launch Date</b>	<ul style="list-style-type: none"><li>July 3, 2019</li></ul>
<b>Challenge Deadline</b>	<ul style="list-style-type: none"><li>July 31, 2019</li></ul>
<b>Challenge Statement</b>	<p>5G and IoT infrastructure and new applications are expected to generate massive amounts of data, thereby driving changes to network architecture. Data processing and content distribution will be forced closer to the network edge, driving the need for much more efficient and programmable edge compute infrastructure.</p> <p>Traditionally, such edge compute infrastructure needs have been met with Field Programmable Gate Arrays (FPGAs) providing a reprogrammable protocol handling layer (at PHYs or NICs), and generic CPUs (possibly augmented with GPUs) interconnected through a largely static network switching fabric.</p> <p>The objective of this project is to investigate approaches and develop a software tool kit for managing and programming a fabric of interconnected FPGAs. The FPGA fabric (i.e. multiple FPGAs interconnected to appear as a single large virtual FPGA) is intended to absorb functions that are currently spread across multiple elements: protocol adapters, switching ASICs, networking functions, data processing CPU/GPU functions, etc.</p> <p>The project is expected to deliver a set of algorithms, techniques and tools for adaptive and optimized sizing, placement and chaining of required functions inside the FPGA fabric.</p>
<b>Project Partner</b>	Ciena
<b>Timeline</b>	2 years
<b>Available funding</b>	Up to \$150 000 CDN
<b>Applicant Type</b>	Ontario based College/University
<b>Location</b>	Work can be completed at the applicant institution. Some travel to Ciena's facilities in Kanata, Ontario may be required

<b>Project Details</b>	<p>For this project Ciena is interested in considering a new architecture for an FPGA based virtualized and programmable infrastructure for efficient data processing, with a focus on edge data centers. The primary application is at the network edge, where end user traffic is aggregated and processed before being transported into the core network and centralized data centers. The same approach could also be used in the centralized data centers, as well as in Access WAN network design.</p> <p>FPGAs are known to provide substantial throughput, power performance, and application design flexibility benefits over CPUs and GPUs for a number of workload types including: protocol adapters, AI training and inference, deep packet inspection and parsing, and machine learning.</p> <p>An FPGA based virtualised and programable infratsturutre is anticipated to have the following attributes:</p> <ul style="list-style-type: none"><li>• A Flat, scalable “compound graph” interconnecting multiple FPGAs to provide an efficient, low diameter network to minimize data traversal across expensive links.</li><li>• Data processing functions will be absorbed into the FPGAs minimizing the use of traditional CPU/GPU resources.</li><li>• Switching functionality is completely pulled into FPGA-based fabric (via Open vSwitch, P4, etc) -- a separate Leaf/Spine network switching layer is eliminated.</li><li>• Processor functions migrate from CPUs into the FPGA layer.</li><li>• The architecture should enables global optimization for data ingestion from physical interfaces, data routing and processing and network function placement.</li></ul> <p>The project is likely to use commercial off-the-shelf multi-FPGA hardware for the development of a prototype. However, the development of concepts for improved FPGA interconnection is within project scope.</p> <p>The main focus of the research project will be software. The software design and development should reuse applicable open source code, and address the following:</p> <ul style="list-style-type: none"><li>• Software toolkits for developing Switching and Processing Virtual networking Functions (VNFs) amenable to be placed onto a distributed FPGA substrate</li><li>• Development of individual functional blocks, including physical interfaces, as well as Switching and Processing VNFs.</li><li>• Algorithms for optimal sizing, placement and chaining of Switching and Processing VNFs</li><li>• Methods and tools for hitless deployment and maintenance of Switching and Processing VNFs</li></ul>

	<p>Some examples of existing multi-FPGA tools and open source projects are below. These are provided as examples only and are not intended to be exhaustive or suggestive of a particular approach or solution:</p> <ul style="list-style-type: none"> <li>• <a href="http://www.s2cinc.com/products/prodigy-player-pro">http://www.s2cinc.com/products/prodigy-player-pro</a></li> <li>• <a href="http://asim.csail.mit.edu/redmine/projects/">http://asim.csail.mit.edu/redmine/projects/</a></li> <li>• <a href="https://www.cs.cornell.edu/~jnfoster/papers/p4fpga.pdf">https://www.cs.cornell.edu/~jnfoster/papers/p4fpga.pdf</a></li> <li>• <a href="https://elinux.org/images/7/79/Open-Source_Tools_for_FPGA_Development.pdf">https://elinux.org/images/7/79/Open-Source_Tools_for_FPGA_Development.pdf</a></li> </ul>
<p><b>Project Goals/ Outcomes</b></p>	<p>A working prototype of the FPGA fabric with a corresponding set of software configuration and management tools to demonstrate a basic functionality of a programmable, adaptive and optimized FPGA fabric.</p>
<p><b>Applicant Capabilities</b></p>	<p><b>PhD Candidate(s) capabilities:</b></p> <ul style="list-style-type: none"> <li>• Minimum of 1 and preferably 2 candidates available to perform the research</li> <li>• Students should have familiarity with networking concepts</li> <li>• Students should be able to independently use FPGA programming packages to develop and refine resource optimization and placement approaches</li> <li>• Students should be comfortable with performing independent research on existing academic and industrial work in the area of FPGA virtualization</li> <li>• Students should have working experience with a set of programming languages that may be used in the project (C/C++, Python, etc.)</li> </ul> <p><b>Applicant Principal investigator(s) capabilities:</b></p> <ul style="list-style-type: none"> <li>• Comprehensive understanding and working experience with FPGA programming tools</li> <li>• Familiarity with commercial tools used for multi-FPGA optimization</li> <li>• Familiarity with academic research and open source projects that address different aspects of FPGA-based programmable infrastructure</li> </ul>
<p><b>Additional Information</b></p>	<ul style="list-style-type: none"> <li>• Applicants should be able to assign any intellectual property discovered during this project to Ciena.</li> <li>• Given the scale of the research project it is anticipated that the project may result in opportunities for conferences and journal publications.</li> </ul>

Launched in 2018, the [ENCQOR 5G Academic Technology Development Program](#) partners Ontario based Researchers with ENCQOR 5G Anchor Firms on 5G technology development projects. Areas of research interest are defined by Challenge Statements submitted to OCE by the [ENCQOR 5G Anchor Firms](#) and posted to the [OCE website on a rolling basis](#).

If you are interested in developing an expression of interest, please visit the [program guidelines](#) for information on next steps.

For any questions about new Challenge Statements or the ENCQOR 5G SME Technology Development Program please contact Sarah Fairlie at [sarah.fairlie@oce-ontario.org](mailto:sarah.fairlie@oce-ontario.org)